heap full during amd64 boot

classic Classic list List threaded Threaded
1 message Options
Reply | Threaded
Open this post in threaded view
|

heap full during amd64 boot

Angelo Rossi
To: [hidden email]
Subject: HEAP_SIZE=0xA0000 generates heap full error during boot.
From: [hidden email]

>Synopsis:      HEAP_SIZE=0xA0000 generates heap full error during boot in
amd64 arch for big / in a and small swap in b.
>Category:      system
>Environment:
        System      : OpenBSD 6.4
        Details     : OpenBSD 6.4 (GENERIC.MP) #364: Thu Oct 11 13:30:23
MDT 2018
        Architecture: OpenBSD.amd64
        Machine     : amd64
>Description:
        Default HEAP_SIZE on amd64 is 0xA0000 which seems to be not
sufficient to boot on amd64 if the partitioning
        scheme is like a=/ and b=swap. During the second stage boot the
bootloader try to load the kernel resulting
        in a heap full error.
>How-To-Repeat:
        Change HEAP_SIZE from 0xA0000 to 0xC0000 (the machine I tested an
needs 700687 B so it should work with an
        HEAP_SIZE=0xB0000) in the file
/usr/src/sys/arch/amd64/stand/Makefile.inc .

SENDBUG: dmesg, pcidump, acpidump and usbdevs are attached.
dmesg:
OpenBSD 6.4 (GENERIC.MP) #364: Thu Oct 11 13:30:23 MDT 2018
    [hidden email]:/usr/src/sys/arch/amd64/compile/GENERIC.MP
real mem = 4142465024 (3950MB)
scsibus0 at mpath0: 256 targets
mainbus0 at root
bios0 at mainbus0: SMBIOS rev. 2.5 @ 0xdc010 (45 entries)
bios0: vendor HP version "O15" date 10/25/2010
bios0: HP ProLiant ML110 G5
acpi0 at bios0: rev 2
acpi0: sleep states S0 S1 S4 S5
acpi0: tables DSDT FACP SPMI EINJ HEST BERT SSDT ERST MCFG APIC BOOT SPCR
SSDT SSDT SSDT
acpi0: wakeup devices USB4(S3) USB5(S3) USB7(S3) ESB2(S4) EXP1(S4) EXP2(S4)
EXP3(S4) EXP4(S4) EXP5(S4) EXP6(S4) USB1(S3) US
B2(S3) USB3(S3) USB6(S3) ESB1(S3) PCIB(S3) [...]
acpitimer0 at acpi0: 3579545 Hz, 24 bits
acpimcfg0 at acpi0
acpimcfg0: addr 0xf0000000, bus 0-16
acpimadt0 at acpi0 addr 0xfee00000: PC-AT compat
cpu0 at mainbus0: apid 0 (boot processor)
cpu0: Intel(R) Xeon(R) CPU X3210 @ 2.13GHz, 2128.29 MHz, 06-0f-0b
cpu0:
FPU,VME,DE,PSE,TSC,MSR,PAE,MCE,CX8,APIC,SEP,MTRR,PGE,MCA,CMOV,PAT,PSE36,CFLUSH,DS,ACPI,MMX,FXSR,SSE,SSE2,SS,HTT,TM,PB
E,SSE3,DTES64,MWAIT,DS-CPL,VMX,EST,TM2,SSSE3,CX16,xTPR,PDCM,LONG,LAHF,PERF,SENSOR,MELTDOWN
cpu0: 4MB 64b/line 16-way L2 cache
cpu0: smt 0, core 0, package 0
mtrr: Pentium Pro MTRR support, 7 var ranges, 88 fixed ranges
cpu0: apic clock running at 265MHz
cpu0: mwait min=64, max=64, C-substates=0.2, IBE
cpu1 at mainbus0: apid 1 (application processor)
cpu1: Intel(R) Xeon(R) CPU X3210 @ 2.13GHz, 2128.00 MHz, 06-0f-0b
TFZMMl9MQVQ9MTAxbXMsIFBfTFZMM19MQVQ9MTAwMW1zCglGTFVTSF9TSVpFPTAsIEZMVVNIX1NU
UklERT0wCglEVVRZX09GRlNFVD0xLCBEVVRZX1dJRFRIPTAKCURBWV9BTFJNPTEzLCBNT05fQUxS
TT0wLCBDRU5UVVJZPTUwCglGbGFncz17V0JJTlZELFBST0NfQzEsU0xQX0JVVFRPTixSVENfUzR9
CgoKRFNEVDogTGVuZ3RoPTE5ODM2LCBSZXZpc2lvbj0xLCBDaGVja3N1bT0yMTgsCglPRU1JRD1I
UCwgT0VNIFRhYmxlIElEPVByb0xpYW50LCBPRU0gUmV2aXNpb249MHg2MDQwMDAwLAoJQ3JlYXRv
ciBJRD1NU0ZULCBDcmVhdG9yIFJldmlzaW9uPTB4MTAwMDAwZQoKClNQTUk6IExlbmd0aD02NCwg
UmV2aXNpb249NSwgQ2hlY2tzdW09MTE1LAoJT0VNSUQ9SFAsIE9FTSBUYWJsZSBJRD1Qcm9MaWFu
dCwgT0VNIFJldmlzaW9uPTB4NjA0MDAwMCwKCUNyZWF0b3IgSUQ9UFRMLCBDcmVhdG9yIFJldmlz
aW9uPTB4MQoKCkVJTko6IExlbmd0aD00MzIsIFJldmlzaW9uPTEsIENoZWNrc3VtPTE2NCwKCU9F
TUlEPUhQLCBPRU0gVGFibGUgSUQ9UHJvTGlhbnQsIE9FTSBSZXZpc2lvbj0weDYwNDAwMDAsCglD
cmVhdG9yIElEPVBUTCwgQ3JlYXRvciBSZXZpc2lvbj0weDEKCgpIRVNUOiBMZW5ndGg9NDI0LCBS
ZXZpc2lvbj0xLCBDaGVja3N1bT0xMTgsCglPRU1JRD1IUCwgT0VNIFRhYmxlIElEPVByb0xpYW50
LCBPRU0gUmV2aXNpb249MHg2MDQwMDAwLAoJQ3JlYXRvciBJRD1QVEwsIENyZWF0b3IgUmV2aXNp
b249MHgxCgoKQkVSVDogTGVuZ3RoPTQ4LCBSZXZpc2lvbj0xLCBDaGVja3N1bT0xNjEsCglPRU1J
RD1IUCwgT0VNIFRhYmxlIElEPVByb0xpYW50LCBPRU0gUmV2aXNpb249MHg2MDQwMDAwLAoJQ3Jl
YXRvciBJRD1QVEwsIENyZWF0b3IgUmV2aXNpb249MHgxCgoKU1NEVDogTGVuZ3RoPTIyNSwgUmV2
aXNpb249MSwgQ2hlY2tzdW09NTYsCglPRU1JRD1IUCwgT0VNIFRhYmxlIElEPVByb0xpYW50LCBP
RU0gUmV2aXNpb249MHg2MDQwMDAwLAoJQ3JlYXRvciBJRD1JTlRMLCBDcmVhdG9yIFJldmlzaW9u
PTB4MjAwNTA2MjQKCgpFUlNUOiBMZW5ndGg9NjI0LCBSZXZpc2lvbj0xLCBDaGVja3N1bT0xOTgs
CglPRU1JRD1IUCwgT0VNIFRhYmxlIElEPVByb0xpYW50LCBPRU0gUmV2aXNpb249MHg2MDQwMDAw
LAoJQ3JlYXRvciBJRD1QVEwsIENyZWF0b3IgUmV2aXNpb249MHgxCgoKTUNGRzogTGVuZ3RoPTYw
LCBSZXZpc2lvbj0xLCBDaGVja3N1bT03NSwKCU9FTUlEPUhQLCBPRU0gVGFibGUgSUQ9UHJvTGlh
bnQsIE9FTSBSZXZpc2lvbj0weDYwNDAwMDAsCglDcmVhdG9yIElEPSBMVFAsIENyZWF0b3IgUmV2
aXNpb249MHgwCgoKQVBJQzogTGVuZ3RoPTEzMiwgUmV2aXNpb249MSwgQ2hlY2tzdW09MTYxLAoJ
T0VNSUQ9SFAsIE9FTSBUYWJsZSBJRD1Qcm9MaWFudCwgT0VNIFJldmlzaW9uPTB4NjA0MDAwMCwK
CUNyZWF0b3IgSUQ9IExUUCwgQ3JlYXRvciBSZXZpc2lvbj0weDAKCgpCT09UOiBMZW5ndGg9NDAs
IFJldmlzaW9uPTEsIENoZWNrc3VtPTMsCglPRU1JRD1IUCwgT0VNIFRhYmxlIElEPVByb0xpYW50
LCBPRU0gUmV2aXNpb249MHg2MDQwMDAwLAoJQ3JlYXRvciBJRD0gTFRQLCBDcmVhdG9yIFJldmlz
aW9uPTB4MQoKClNQQ1I6IExlbmd0aD04MCwgUmV2aXNpb249MSwgQ2hlY2tzdW09MjcsCglPRU1J
RD1IUCwgT0VNIFRhYmxlIElEPVByb0xpYW50LCBPRU0gUmV2aXNpb249MHg2MDQwMDAwLAoJQ3Jl
YXRvciBJRD1QVEwsIENyZWF0b3IgUmV2aXNpb249MHgxCgoKU1NEVDogTGVuZ3RoPTYwNywgUmV2
aXNpb249MSwgQ2hlY2tzdW09MTM4LAoJT0VNSUQ9SFAsIE9FTSBUYWJsZSBJRD1DcHUwVHN0LCBP
RU0gUmV2aXNpb249MHgzMDAwLAoJQ3JlYXRvciBJRD1JTlRMLCBDcmVhdG9yIFJldmlzaW9uPTB4
MjAwNTAyMjgKCgpTU0RUOiBMZW5ndGg9MTY2LCBSZXZpc2lvbj0xLCBDaGVja3N1bT00NywKCU9F
TUlEPUhQLCBPRU0gVGFibGUgSUQ9Q3B1MVRzdCwgT0VNIFJldmlzaW9uPTB4MzAwMCwKCUNyZWF0
b3IgSUQ9SU5UTCwgQ3JlYXRvciBSZXZpc2lvbj0weDIwMDUwMjI4CgoKU1NEVDogTGVuZ3RoPTUx
MjUsIFJldmlzaW9uPTEsIENoZWNrc3VtPTEwNCwKCU9FTUlEPUhQLCBPRU0gVGFibGUgSUQ9Q3B1
UG0sIE9FTSBSZXZpc2lvbj0weDMwMDAsCglDcmVhdG9yIElEPUlOVEwsIENyZWF0b3IgUmV2aXNp
b249MHgyMDA1MDIyOAoK